

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/675,244	09/29/2003	Christian Muller	59992 (45107) 3489		
21874	7590 03/01/2005		EXAMINER		
	& ANGELL, LLP	NGUYEN, HIEP			
	2.O. BOX 55874 BOSTON, MA 02205 ART UNIT PAPER NUM		PAPER NUMBER		
,			2816		
			DATE MAILED: 03/01/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application	No.	Applicant(s)			
	10/675,244		MULLER ET AL.			
Office Action Summary	Examiner		Art Unit			
	Hiep Nguyer	1	2816			
The MAILING DATE of this communication Period for Reply			correspondence addr	ess		
A SHORTENED STATUTORY PERIOD FOR F THE MAILING DATE OF THIS COMMUNICAT - Extensions of time may be available under the provisions of 37 of after SIX (6) MONTHS from the mailing date of this communicat - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no event, tion. s, a reply within the statutor period will apply and will ey statute, cause the applica	however, may a reply be tiry minimum of thirty (30) day xpire SIX (6) MONTHS from tion to become ABANDONE	mely filed /s will be considered timely. the mailing date of this comi CD (35 U.S.C. § 133).	munication.		
Status						
1) Responsive to communication(s) filed on	07 February 2005					
	This action is non					
3) Since this application is in condition for a	llowance except fo	r formal matters, pro	osecution as to the n	nerits is		
closed in accordance with the practice ur	nder <i>Ex parte Quay</i>	le, 1935 C.D. 11, 4	53 O.G. 213.			
Disposition of Claims						
4)⊠ Claim(s) <u>14-24</u> is/are pending in the appl	ication.					
4a) Of the above claim(s) is/are wi		deration.				
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>14-24</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction a	and/or election requ	uirement.				
Application Papers						
9)☐ The specification is objected to by the Exa	aminer.					
10)☐ The drawing(s) filed on is/are: a)☐	accepted or b)	objected to by the I	Examiner.			
Applicant may not request that any objection t						
Replacement drawing sheet(s) including the c						
11)☐ The oath or declaration is objected to by t	he Examiner. Note	the attached Office	Action or form PTO	-152.		
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for fo	reign priority under	· 35 U.S.C. § 119(a))-(d) or (f).			
a)⊠ All b)□ Some * c)□ None of:			., .,			
 Certified copies of the priority docu 						
2. Certified copies of the priority documents have been received in Application No						
3. ☐ Copies of the certified copies of the			ed in this National St	age		
application from the International B	-	• • •				
* See the attached detailed Office action for	a list of the certified	copies not receive	ea.			
Attachment(s)						
1) Notice of References Cited (PTO-892)	41	☐ Interview Summary	(PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-94	8)	Paper No(s)/Mail Da	ate			
Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date	SB/08) 5) 6)		atent Application (PTO-15	52)		
S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	ice Action Summary	Pa	rt of Paper No./Mail Date	22022005		

Application/Control Number: 10/675,244

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 19 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Correction and/or clarification is required.

Regarding claim 19 the recitation "... as long as the voltage on the <u>circuit node</u> is <u>below</u> the at least one threshold value" is indefinite because it is not clear the voltage at node (10) is below with respect to <u>what voltage</u> by at least "one threshold value".

Regarding claim 20, the recitation 'wherein the driver circuit is configured in such manner that in the active state it consumes no static power" is indefinite because it is misdescriptive. Figure 1 of the present application shows that when signal (ENQ) is low (active) transistor (P5) conducts current thus, the circuit still consumes static power.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 14-24 are rejected under 35 U.S.C. 102 (b) being anticipated by Ajit et al. (Pub. No. US 2003/0122606A1).

Regarding claims 14, 15 and 16, figure 18 of Ajit shows a driver circuit comprising: a circuit node (309), two first and second transistors (301, 303 and 305, 307), a control circuit having output coupled to the gates of the two first and second transistors. When the control

circuit is inactive (OE is low), and when the pad voltage is greater than the maximum voltage (Vddo = 3.3V), diode (905) conducts and control voltage (Vgp1) and BIAS-MID increase (col. 6 lines 5-15). The operation of the control circuit depends on the enabling signal (OE) that "changes" or put the driver circuit into an active or inactive state (col. 5 and col. 6). Transistors (303) and (305) function as switches thus, they are in saturation mode when activated (col. 6, [0089]).

Regarding claim 17, figure 18 shows that the control path comprises switch (907). Regarding claim 18, element (909b) acts as a resistor.

Regarding claim 19, figures 11D and 18 of Ajit shows a driver circuit comprising: a circuit node (309), two first and second transistors (301, 303 and 305, 307), a control circuit having output coupled to the gates of the two first and second transistors. When the control circuit is inactive (OE is low) and when the pad voltage is greater than the maximum voltage (Vddo = 3.3V), diode (905) conducts and control voltage (Vgp1) and BIAS-MID increase (col. 6 lines 5-15). The operation of the control circuit depends on the enabling signal (OE) that "changes" or put the driver circuit into an active or inactive state (col. 5 and col. 6). The electrical path comprises elements (901), (905), (907), (909b). The "transistor" (PMOS) of the electrical path in figure 11D is connected to "a further voltage" Vddp and on the other hand with a diode (905). The voltage at the circuit node (PAD) in figure 11D (or the voltage at the circuit node (309) in figure 18 is below voltage Vddp by two threshold value (fig. 11D).

Regarding claims 20-23, figures 11D and 18 of Ajit shows a driver circuit comprising: a circuit node (309), two first and second transistors (301, 303 and 305, 307), a control circuit (901, 905, 907, 909b, 1081, 1301) regulates the voltages of the gates of the two (303) and (305) dependent on the voltage at the circuit node (309) and the enabling signal (OE). Figure 11D shows that when signal (OE) is high (enabling) the PMOS transistors in figure 11D is turned off and no current flowing from voltage (Vddp) to voltage (Vddc) thus, no static power is consumed. All transistors of Ajit's circuit are MOS transistors. The gates of transistors (303) and (305) are controlled by the gate control circuit.

Regarding claim 24, figure 6 of Ajit shows a driver circuit comprising: a circuit node (309), two first and second transistors (301, 303 and 305, 307), a control circuit having output coupled to the gates of the two first and second transistors, a control circuit (901, 905, 907,

Art Unit: 2816

909b, 1081, 1301) regulates the voltages of the gates of the two (303) and (305) dependent on the voltage at the circuit node (309) and the enabling signal (OE). All transistors of the circuit are PMOS transistors. The well control circuit is circuit (401).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

02-23-05

TUAN I.LAM
PRIMARY EXAMINER